



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE

United States Patent and Trademark Office

Address: COMMISSIONER FOR PATENTS

P.O. Box 1450

Alexandria, Virginia 22313-1450

www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/561,270	01/23/2006	Hirobumi Furihata	074273-0242	5886
23428 7590 07/13/2010 FOLEY AND LARDNER LLP SUITE 500 3000 K STREET NW WASHINGTON, DC 20007				
EXAMINER				
LAM, VINH TANG				
ART UNIT		PAPER NUMBER		
2629				
MAIL DATE		DELIVERY MODE		
07/13/2010		PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary

Application No.

10/561,270

Applicant(s)

FURIHATA ET AL.

Examiner

VINH LAM

Art Unit

2629

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 05/12/2010.
2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
4a) Of the above claim(s) 4, 5 and 13-17 is/are withdrawn from consideration.
5) ☐ Claim(s) _____ is/are allowed.
6) ☒ Claim(s) 1-3, 6-12, 18-20 is/are rejected.
7) ☐ Claim(s) _____ is/are objected to.
8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
10) ☒ The drawing(s) filed on 19 December 2005 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) ☐ All b) ☒ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
2) ☐ Notice of Draftperson's Patent Drawing Review (PTO-948)
3) ☐ Information Disclosure Statement(s) (PTO/SB/06)
Paper No(s)/Mail Date _____
4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date _____
5) ☐ Notice of Informal Patent Application
6) ☐ Other: _____

DETAILED ACTION

Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

1. Claim 1 is rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

Regarding Claim 1, the specification as originally filed has failed to provide support for the recitation of "...said display memory is sequentially performed such that each of said line data is transferred at the same time in a horizontal period in parallel from said work memory to said display memory". The specification does not reasonably convey one skill in the art how to make or use applicant claimed invention for "...said display memory is sequentially performed such that each of said line data is transferred at the same time in a horizontal period in parallel from said work memory to said display memory".

Appropriate correction is required.

The following is a quotation of the **second paragraph** of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

2. Claim 1 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

The limitation of Claim 1 "...said display memory is sequentially performed such that each of said line data is transferred at the same time in a horizontal period in parallel from said work memory to said display memory" is not clear.

What does "...said display memory is sequentially performed such that each of said line data is transferred at the same time in a horizontal period in parallel from said work memory to said display memory" mean?

Does "...said display memory is sequentially performed" mean that each horizontal line (of a display) is sequentially scanned one after another?

To further advance prosecution, the Examiner interprets "...said display memory is sequentially performed" as each horizontal line (of a display) is sequentially scanned one after another.

Does "each of said line data is transferred at the same time in a horizontal period in parallel from said work memory to said display memory" mean that each of said line data is transferred at the same time (synchronously) from said work memory to said display memory".

To further advance prosecution, the Examiner interprets "...said display memory is sequentially performed" as each of said line data is transferred at the same time from said work memory to said display memory.

The above limitation is not only rejected under 35 U.S.C. 112 2nd ¶ but also invoked 35 U.S.C. 112 1st ¶ since there is no disclosure of "...said display memory is sequentially performed such that each of said line data is transferred at the same time in a horizontal period in parallel from said work memory to said display memory" in the originally filed specification.

Appropriate correction is required.

3. Claim 1 recites the limitation "**said data transfer**" in "**wherein said data transfer of said first bitmap data from said work memory to said display memory is performed such that a set of data bits of said first bitmap data are transferred at the same time**".

There is insufficient antecedent basis for this limitation in the claim.

4. Claim 1 recites the limitation "**said line data**" in "**each of said line data is transferred at the same time in a horizontal period in parallel from said work memory to said display memory**".

There is insufficient antecedent basis for this limitation in the claim.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000. Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

5. Claims **1-3**, **6-12**, and **18-19** are rejected under 35 U.S.C. 102(e) as being anticipated by **Nose et al. (US Patent No. 7206003)**.

Regarding Claim **1**, (Currently Amended) **Nose et al.** teach a controller/driver comprising:

a work memory (*Col. 8, Ln. 45-68, FIG. 1, i.e. first display memory 7a*);

a graphic engine (*Col. 8, Ln. 45-68, FIG. 1, i.e. memory control circuit 6*) converting externally received image data (*Col. 8, Ln. 45-68, FIG. 1, i.e. 8-bit data from 1*) into first bitmap data (*Col. 9, Ln. 27-34, FIG. 1, i.e. higher order 4 bits*), and storing said first bitmap data into said work memory (*Col. 9, Ln. 27-34, FIG. 1*);

a display memory (*Col. 9, Ln. 35-41, FIG. 1, i.e. second selector 9*) receiving and storing second bitmap data developed from said first bitmap data stored in said work

memory (Col. 9, Ln. 35-41, FIG. 1, i.e. second selector 9 transferring data from 7a to 12); and

a driver circuit (Col. 8, Ln. 45-68, FIG. 1, i.e. data line drive circuit 13) which receives said second bitmap data from said display memory, and drives, a display panel in response to said second bitmap data received from said display memory (Col. 8, Ln. 45-68, FIG. 1),

wherein said data transfer of said first bitmap data from said work memory to said display memory is performed such that a set of data bits (Col. 9, Ln. 60-61, FIG. 3, i.e. high order 4 bits "1100") of said first bitmap data are transferred at the same time (FIG. 3, i.e. inherently because it's indicative of transferring 4 bits data in parallel from 7a to 12),

wherein said first bitmap data includes a plurality of line data each associated with a line of pixels of an image represented by said second bitmap data to be displayed on said display panel (Col. 9, Ln. 41-44, FIG. 1, i.e. Hx4bit), and

wherein said data transfer of said first bitmap data from said work memory to said display memory is sequentially performed (Col. 8, Ln. 45-68, FIG. 1, i.e. inherently because it's indicative of gate line drive circuit 5 with a timing control signal) such that each of said line data is transferred at the same time in a horizontal period in parallel from said work memory to said display memory (FIG. 3, i.e. inherently because it's indicative of transferring 4 bits data in parallel from 7a to 12).

wherein said work memory has first (Col. 9, Ln. 27-34, FIG. 1, i.e. 7a's input of higher order 4 bits) and second input (Col. 9, Ln. 27-34, FIG. 1, i.e. 7a output of higher

order 4 bits) ports, said first input port being connected to said graphic engine (*Col. 8, Ln. 45-68, FIG. 1*),

wherein said display memory has third (*Col. 9, Ln. 27-34, FIG. 1, i.e. 9's input of higher order 4 bits*) and fourth (*Col. 9, Ln. 27-34, FIG. 1, i.e. 9's output of higher order 4 bits*) input ports, said third input port being connected to said second input port, and said fourth input port being connected to a memory controller (*Col. 9, Ln. 27-34, FIG. 1*),

Regarding Claim 2, (Original) **Nose et al.** teach the controller/driver according to claim 1, wherein said image data is described in a vector format (*Col. 2, Ln. 8-11, i.e. image file*).

Regarding Claim 3, (Previously Presented) **Nose et al.** teach the controller/driver according to claim 1, wherein said image data includes compressed image data (*Col. 2, Ln. 8-11, i.e. image file*).

Regarding Claim 6, (Currently Amended) **Nose et al.** teach the controller/driver according to claim 1, further comprising:

a latch receiving said line data from said work memory, and temporally storing said received line data (*Col. 8, Ln. 45-68, FIG. 1, i.e. latch 12*).

Regarding Claim 7, (Currently Amended) **Nose et al.** teach the controller/driver according to claim 1, further comprising:

a timing controller (*Col. 8, Ln. 45-68, FIG. 1, i.e. timing control circuit 11*) controlling said work memory, said display memory, and said driver circuit so that said data transfer of said first bitmap data from said work memory to said display memory (*Col. 8, Ln. 45-68, FIG. 1*) is synchronous with readout of said second bitmap data from

said display memory to said driver circuit (*FIG. 3, i.e. inherently because it's indicative of transferring 4 bits data in parallel from 7a to 12*); and

a memory controller (*Col. 8, Ln. 45-68, FIG. 1, i.e. memory control circuit 6*) connected to said second input port (*FIG. 1, i.e. display memory control signal*) of said work memory, said memory controller receiving bit map data from a processor for storage in said display memory (*Col. 8, Ln. 45-68, FIG. 1*).

Regarding Claim 8, (Original) **Nose et al.** teach the controller/driver according to claim 7, wherein said data transfer of said first bitmap data from said work memory to said display memory is initiated in response to activation of a frame synchronization signal indicating to start displaying each image frame (*Col. 8, Ln. 45-68, FIG. 1*).

Regarding Claim 9, (Currently Amended) **Nose et al.** teach the controller/driver according to claim 7, wherein said timing controller controls said display memory, and said driver circuit so that said data transfer of said first bitmap data from said work memory to said display memory does not overrun said readout of said second bitmap data from said display memory to said driver circuit (*FIG. 3, i.e. inherently because it's indicative of transferring 4 bits data in parallel from 7a to 12*).

Regarding Claim 10, (Original) **Nose et al.** teach the controller/driver according to claim 1, wherein said work memory includes:

a plurality of first bit lines (*Col. 9, Ln. 14-20, FIG. 1, i.e. H pixels x V pixels x 4bits*),

a plurality of first word lines (*Col. 9, Ln. 14-20, FIG. 1, i.e. H pixels x V pixels x 4bits*), and

a plurality of first memory cells disposed at respective intersections of said first bit lines and first word lines to store therein said first bitmap data (*Col. 9, Ln. 60-61, FIG. 3, i.e. high order 4 bits "1100" of 7a*),

wherein said display memory includes:

a plurality of second bit lines (*Col. 9, Ln. 14-20, FIG. 1, i.e. H pixels x V pixels x 4bits*),

a plurality of second word lines (*Col. 9, Ln. 14-20, FIG. 1, i.e. H pixels x V pixels x 4bits*), and

a plurality of second memory cells disposed at respective intersections of said second bit lines and second word lines to store therein said second bitmap data (*Col. 9, Ln. 60-61, FIG. 3, i.e. high order 4 bits "1100" output of 9*),

wherein a number of said first bit lines is same as that of said second bit lines (*Col. 9, Ln. 14-20, FIG. 1, i.e. H pixels x V pixels x 4bits*), and

wherein said first bit lines are connected to said second bit lines, respectively (*FIG. 1*).

Regarding Claim 11, (Original) **Nose et al.** teach the controller/driver according to claim 10, wherein a number of said first word lines is identical to that of said second word lines (*Col. 9, Ln. 14-20, FIG. 1, i.e. H pixels x V pixels x 4bits*).

Regarding Claim 12, (Previously Presented) **Nose et al.** teach the controller/driver according to claim 10, further comprising a timing controller (*Col. 8, Ln.*

45-68, FIG. 1, i.e. timing control circuit 11) controlling said work memory, and said display memory, and said driver circuit (*Col. 8, Ln. 45-68, FIG. 1*),

wherein said driver circuit is connected to said second bit lines (*FIG. 1*), and
wherein said timing controller is adapted to deactivate said display memory to allow said first bitmap data to be transmitted from said work memory to said driver circuit through said second bit lines (*FIG. 1, i.e. shown in dashed line*).

Regarding Claim **18**, (Currently Amended) **Nose et al.** teach the controller/driver according to claim 1, wherein said controller/driver controls and drives a display panel, the controller/driver further comprising:

a memory controller (*Col. 8, Ln. 45-68, FIG. 1, i.e. memory control circuit 6*) that controls said work memory, said display memory and said driver circuit, said memory controller being separate from a processor and being connected to said processor (*Col. 8, Ln. 45-68, FIG. 1*) for receiving additional bitmap data (*Col. 9, Ln. 62-65, FIG. 3, i.e. low order 4 bits "1111"*) to be displayed on said display panel, said additional bitmap data not being stored at any time in said work memory (*Col. 10, Ln. 3-8, FIG. 3*),

wherein said second bitmap data corresponds to an image and that can be directly used to display the image on said display panel, said second bitmap data corresponding to said first bitmap data provided from said work memory (*Col. 9, Ln. 35-41, FIG. 1, i.e. second selector 9 transferring data from 7a to 12*) together with said additional bitmap data provided from said memory controller (*Col. 10, Ln. 3-8, FIG. 3*),
and

wherein said display memory is directly connected to said work memory (*FIGs. 1 & 3*), and

wherein said memory controller is connected to said second input port of said work memory (*FIGs. 1 & 3*).

Regarding Claim 19, (Previously Presented) **Nose et al.** teach the controller/driver according to claim 1, further comprising:

a latch receiving said first bitmap data from said work memory, and temporally storing said first bitmap data (*Col. 8, Ln. 45-68, FIG. 1, i.e. latch 12*); and

a timing controller (*Col. 8, Ln. 45-68, FIG. 1, i.e. timing control circuit 11*) for controlling output of data from said latch, wherein said display memory receives said first bitmap data output from said latch (*Col. 8, Ln. 45-68, FIG. 1*),

wherein said work memory and said display memory are operated at different times due to having said latch provided therebetween (*Col. 8, Ln. 45-68, FIG. 1*).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) a patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. Claim 20 is rejected under 35 U.S.C. 103(a) as being unpatentable over **Nose et al.** (US Patent No. 7206003) in view of **Patrick et al.** (US Patent No. 5644758).

Regarding Claim 20, (Previously Presented) **Nose et al.** teach the controller/driver according to claim 1, further comprising:

means for transferring said first bitmap data from said work memory to said display memory (*Col. 8, Ln. 45-68, FIG. 1*); and

means for displaying said second bitmap data output from said display memory on said display panel (*Col. 8, Ln. 45-68, FIG. 1*).

However, **Nose et al.** do not teach a first rate at which said first bitmap data is transferred from said work memory to said display memory is faster than a second rate at which said second bitmap data is output from said display memory for display on said display panel.

In the same field of endeavor, **Patrick et al.** further teach a first rate at which said first bitmap data is transferred from said work memory to said display memory is faster than a second rate at which said second bitmap data is output from said display memory for display on said display panel (*Col. 2, Ln. 1-10*).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to combine **Nose et al.** teaching of a controller/driver comprising of the graphic engine, work memory, display memory, driver circuit, and of connections among the graphic engine, work memory, display memory, and driver circuit with **Patrick et al.** teaching of a first rate at which said first bitmap data is transferred from said work memory to said display memory is faster than a second rate

at which said second bitmap data is output from said display memory for display on said display panel *to reduce the power consumption and latency of a display.*

Response to Arguments/Amendments/Remarks

7. Applicant's arguments, see Page(s) 8-9 filed 05/12/2010, with respect to 35 U.S.C § 112 1ST & 2ND ¶ have been fully considered and are persuasive. The Rejections of 35 U.S.C § 112 1ST & 2ND ¶ has been withdrawn.
8. Applicant's arguments with respect to claims 1-3,6-12, and 18-19 have been considered but are moot in view of the new ground(s) of rejection.
9. Claims **4 & 5** are canceled.
10. Claims **13-17** are withdrawn.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within

TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to VINH T. LAM whose telephone number is (571)270-3704. The examiner can normally be reached on M-F (7:00-4:30) EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amare Mengistu can be reached on (571) 272-7674. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Vinh T Lam/
Examiner, Art Unit 2629

/Amare Mengistu/
Supervisory Patent Examiner, Art Unit 2629